RTL Modeling with SystemVerilog for Simulation and Synthesis

Using SystemVerilog for ASIC and FPGA Design

Ranked #13 in System Design

This book is both a tutorial and a reference for engineers who use the SystemVerilog Hardware Description Language (HDL) to design ASICs and FPGAs. The book shows how to write SystemVerilog models at the Register Transfer Level (RTL) that simulate and synthesize correctly, with a focus on proper coding styles and best practices. SystemVerilog is the latest generation of the original Verilog language, and adds many important capabilities to efficiently and more accurately model increasingly complex designs. This book reflects the SystemVerilog-2012/2017 standards. This book is for engineers... more

Similar Books

If you like RTL Modeling with SystemVerilog for Simulation and Synthesis, check out these similar top-rated books:

Learn: What makes Shortform summaries the best in the world?